Abstract-Energy harvesters are being used to power autonomous systems, but their output power is variable and intermittent. To sustain computation, these systems integrate batteries or supercapacitors to smooth out rapid changes in harvester output. Energy storage devices require time for charging and increase the size, mass, and cost of systems. The field of transient computing moves away from this approach, by powering the system directly from the harvester output. To prevent an application from having to restart computation after a power outage, approaches such as Hibernus allow these systems to hibernate when supply failure is imminent. When the supply reaches the operating threshold, the last saved state is restored and the operation is continued from the point it was interrupted. This paper proposes Hibernus++ to intelligently adapt the hibernate and restore thresholds in response to source dynamics and system load properties. Specifically, capabilities are built into the system to autonomously characterize the hardware platform and its performance during hibernation in order to set the hibernation threshold at a point which minimizes wasted energy and maximizes computation time. Similarly, the system auto-calibrates the restore threshold depending on the balance of energy supply and consumption in order to maximize computation time. Hibernus++ is validated both theoretically and experimentally on microcontroller hardware using both synthesized and real energy harvesters. Results show that Hibernus++ provides an average 16% reduction in energy consumption and an improvement of 17% in application execution time over state-of-the-art approaches.
Hibernus++: A Self-Calibrating and Adaptive System for Transiently-Powered Embedded Devices
I. INTRODUCTION

R
ECENT momentum of the Internet-of-things (IoTs) is driving the need for embedded systems comprising of one or more ultra low-power and resource constrained sensors [1] . Power management of these devices is emerging as a primary challenge for system designers as they typically have to last for many years, without intervention to charge or replace batteries [2] - [4] . Energy harvesting (EH) offers the potential for low-power systems to operate without batteries, by generating electrical power from environmental sources including light, vibration, motion, or temperature differences [5] - [7] .
A primary challenge in developing IoT systems with micropower environmental energy harvesters is the unpredictable nature of the sources. The power obtained from energy harvesters is dependent on the harvester, deployment location, and often on other factors such as weather, time of day, or machine activity. Kinetic or wind energy harvesters typically give an ac output relative to the frequency of vibration or rotation, while photovoltaic modules or thermoelectric generators typically give a more slowly-varying dc output. To highlight this transient nature, Fig. 1(a) plots the output of a micro wind turbine and Fig. 1(b) plots the output of a photo-voltaic cell. As can be seen from Fig. 1 , the output from the micro wind turbine has a very high power-cycle frequency (supply falling below 0 V at intervals of the order of milliseconds). On the other hand, the output current from the photovoltaic cell is slowly varying, with a low power-cycle frequency.
The load profile of embedded computing systems is typically bursty. These systems remain in a low power mode, waking up to take measurements or perform calculations or communication. The variability and typically low level of power output from energy harvesters ( Fig. 1) implies that systems powered directly from their output would result in repeated power-cycling, restarting program execution from the beginning. To address this, storage devices are typically used to buffer energy so that systems can operate continuously and avoid unstable operation. However, energy storage devices require time to charge up to a usable voltage, and increase the size, mass, and cost of the system. As an example, the two AA-sized batteries on a Crossbow Telos mote [8] occupy over half of its overall volume.
For IoT devices that have constrained dimensions, such as implantable wearable bio-sensors [9] , personalized health-care [10] , home and building automation [11] , and radio frequency identification devices [12] , it is desirable to power systems directly from the energy harvester without using any energy storage other than decoupling and parasitic capacitance. However, this makes systems susceptible to frequent power interruptions and resets caused by the transient supply. Clearly, these two cases (conventional energy storage to buffer continued operation, versus zero energy storage) represent two extremes of a continuum, where an intermediate solution incorporating some capacitance may provide improved behavior. However, our research focuses on the extreme case where systems have no additional energy storage. To address this, we developed Hibernus [13] : an approach to enable computation to be sustained in systems powered directly from energy harvesters. The principle behind Hibernus is to save a system snapshot (RAM and CPU registers) to nonvolatile memory (NVM) and suspend operation when power supply failure is imminent, i.e., when the supply voltage falls below a predefined threshold. Similarly, when the supply voltage increases above a restore threshold, Hibernus restores the last snapshot to continue operation from the point it was suspended. Fig. 2 shows the generic operation of Hibernus; the voltage across the microcontroller is plotted. When the voltage falls below V H , the system stores a snapshot and hibernates. When the voltage rises above V R , the system restores a snapshot and continues operation. A further extension to Hibernus considered the addition of dynamic frequency scaling to modulate consumed power in response to available power [29] . The main limitation of Hibernus is that it requires an off-line characterization to fix V H and V R , specific to the platform being used.
In this paper, we develop Hibernus++ an adaptive version of Hibernus, which adjusts the hibernate and restore thresholds dynamically in response to the system power consumption, the on-board decoupling capacitance and the dynamics of the energy harvester (Fig. 1) . The objective is to sustain operation for a longer duration within the constrained power budget. The following are the novel contributions of this paper.
1) The ability to self-configure the hibernate and the restore thresholds on-the-fly, depending on the dynamics of the power source and system power consumption. 2) Theoretical formulation of the approach, including characterizing the hibernate and restore thresholds for a specific energy harvester source. 3) A thorough practical validation using both synthesized and real EH sources on an ferroelectric random access memory (FRAM)-based microcontroller with a range of applications. We discuss the current state of research in this field and the dynamics of energy harvesters in Section II. We then develop a model to represent the operation of transiently-powered systems in Section III. The approach is explored mathematically in Section IV and then practically validated in Section V: first using synthesized EH signals (to enable comparison between methods), and then through the use of real energy harvesters. Finally, in Section VI a cold-start circuit is proposed which enables operation of the system with ultralow input currents.
II. BACKGROUND AND RELATED WORK
A new paradigm, which addresses computing challenges with transient power sources such as EH, is of "transientlypowered computing" [14] . This typically borrows from the concept of checkpointing, which has been used in large-scale computing for decades to provide robustness against errors or hardware failure [15] . This technique involves systematically saving data to NVM. State-of-the-art embedded systems use a variety of classic and advanced NVM structures to save their state. Examples of memories used for state retention are flash [16] or battery-backed static random access memory (SRAM) memories [17] .
To recover from a failure, systems roll back to the previous valid checkpoint, before continuing operation. Fig. 3(a) shows task execution without and Fig. 3(b) shows task execution with n checkpoints. The task's execution time T is divided into (n + 1) intervals. At each interval, the task is executed for a duration T c = (T/(n + 1)). In the figure, T o represents the time overhead of checkpointing, i.e., saving the system state. T o does not include the restore time, which needs to be considered as it introduces a significant overhead that depends on the chosen checkpointing policy. Thus, the task execution time with n checkpoints is (n + 1)(
However, a drawback of checkpointing is that it is impossible to predict the exact time of failures, so computation time will be wasted by: 1) taking unnecessary checkpoints and 2) rolling back to the last checkpoint if power failure occurs toward the end of a checkpoint interval.
Attempts have been made to optimize systems to address these problems, for example, by assuming different failure Task execution with and without checkpoints. Task execution (a) without checkpoints and (b) with n checkpoints.
distributions. Recently, the checkpointing concept has been applied to embedded devices with unstable power supplies, to avoid power-cycling causing loss of computation. Checkpointing enables systems to save their state so that, when their power supply resumes, they can continue operation from the last valid checkpoint. As shown in Fig. 2 , this allows computation to continue across several power-cycles, which would conventionally have caused a system to reset repeatedly. Prominent works in this area include Mementos [18] , QuickRecall [19] , and Hypnos [20] . Mementos saves the system state to NVM periodically, which enable it to return to a previous checkpoint after a power failure. A number of compile-time checkpoint placement heuristics are proposed, including at the beginning of every function-call or before any loop. Disadvantages of this approach include the use of flash memory (which is slow and power-hungry); the fact that many checkpoints will be taken (most of which will be redundant); and that space must be reserved in NVM for two complete snapshots in case a power interruption occurs whilst a snapshot is being taken. Mementos is also selective about the data it saves. A similar selective snapshot approach, where the snapshot contains only data which has changed since the last snapshot, has also been proposed in other work [14] . This offers behavior complementary to the approaches presented in this paper, permitting a reduction in the time (and hence energy) required to hibernate. The complete system state (e.g., the peripherals) cannot be restored as it takes too much time with flash memory. This limits its applicability to purely computational applications, rather than embedded systems which may need to interface with other devices. A few recently published papers show that the time and energy cost of distributed state-retentive logic elements can be lowered by orders of magnitude with respect to traditional flash-based approaches using alternative technology such as FRAM [21] and resistive random access memory [22] .
QuickRecall [19] proposed a refinement to the Mementos technique, involving the use of a microcontroller with FRAM NVM, hence reducing the overheads of saving a snapshot. Their approach also used FRAM as unified memory, so that the system's RAM was not used for storing variables. QuickRecall ensures checkpointing by setting an appropriate trigger voltage to interrupt the normal program execution and save a snapshot. Furthermore, it exploits an external power management unit that uses hysteresis to turn on and off the supply when the operating voltage is above or below two fixed thresholds. A disadvantage of QuickRecall is that it uses an inflexible fixed voltage threshold to prompt an interrupt to take a snapshot. It also relies on the use of a processor with unified FRAM. However, by only utilizing this type of memory the system consumes more energy than with SRAM, especially for write operations, introducing a significant overhead in active mode. Finally, there is an overhead due to the initialization of the microcontroller and the peripherals, which varies depending on the application, meaning that it is not application agnostic. Hypnos [20] proposed an ultralow power sleep mode for microcontrollers that overcomes the limitations of both these approaches. This technique is based on the observation that the on-chip SRAM in a microcontroller exhibits data retention even at a much lower supply voltage (as much as 10× lower) than the typical operating voltage of the microcontroller. Hypnos exploits this observation by performing extreme voltage scaling when the microcontroller is in sleep mode. However, this solution suffers from a data retention problem in cases where the power source is unavailable for a prolonged period of time.
Recently, a number of hardware approaches to transient computing have been proposed, which explore nonvolatile processor (NVP) architectures [25] to optimize behavior. Wang et al. [26] proposed an NVP using ferroelectric flip-flops that incorporate both volatile and nonvolatile elements for checkpointing; Bartling et al. [27] presented an ARM-based NVP, exploiting SoC FRAM-based logic arrays for state retention, and Sakimura et al. [28] presented a 16-bit reduced instruction set computing CPU based on MeRAM. The major advantage of customized NVPs such as these is the significant reduction in time and energy for data retention. However, these solutions are currently still experimental research platforms based on technologies and NVMs that are not available on the market; hence their power consumption, performance and cost are not well understood. In contrast, Hibernus++ can be applied to conventional off-the-shelf NVM processors, and use software approaches to create NVPs.
III. HIBERNUS++: ENABLING COMPUTATION WITH INTERMITTENT POWER SUPPLIES
An ideal transiently-powered system hibernates at the last possible moment before supply failure, and resumes at the earliest optimal point so that the maximum amount of computation can be carried out before the next power failure. The aim of our approach is to maximize the useful computation that can be carried out by transiently-powered systems with a given power source, without the need to add energy storage. We aim for systems to be able to use power whenever it is available; this may be for periods as short as a single cycle from EH with an ac output, or continuously with minimal overheads if the output of the EH is sufficient to continuously power the system.
A. Principle of Operation
The following terms are introduced here to aid understanding of the operating principles. 1) Snapshot: Copying the system state (RAM, processor, and peripheral registers) into NVM. 2) Checkpoint: A point in the application execution when the supply voltage is polled to decide whether a snapshot should be taken. 3) Hibernate: Save a snapshot and enter in low-power mode. 4) Restore: Restore a system state from NVM and continue operation. Fig. 4 outlines the operation of Hibernus++. When power is first applied to the system (in other words, the supply voltage rises above the minimum operating voltage), the system checks whether it has been calibrated: if not, it runs the calibration routine, which sets the voltage threshold for hibernation (V H ) by evaluating the rate of voltage drop in the case of a sudden loss of supply. Next, the system tests its supply and: 1) continues if the supply provides sufficient power to sustain the system's operation in active mode or 2) sleeps, for lower-power supplies, until the supply voltage reaches a sustainable value. If a snapshot was attempted but failed, V H is increased by 0.1 V and the application is restarted from the beginning. If a valid snapshot has previously been stored in memory, the system restores the snapshot and continues operation. Otherwise, execution is started from the beginning. Following these routines, normal operation of the system continues until the supply voltage drops below V H , at which point the system hibernates. If the supply voltage recovers without dropping below the microcontroller's minimum operating voltage, V min , the system resumes operation without the need to restore its state. Otherwise, if the supply voltage has dropped below V min causing the volatile memory contents to be lost, the system restores its state, provided that it was saved successfully.
B. Hibernation Strategy and Calibration Routine
As seen in Fig. 3 , checkpointing involves a timing overhead (T o ). It is also associated with an energy cost (represented as E o ) for storing a snapshot in the NVM. With n checkpoints, the total execution time and energy overheads are (n + 1) · T o and (n + 1) · E o , respectively. Clearly, the fewer checkpoints there are, the lower the time and energy overheads. Conversely, when a power outage occurs, the checkpointing system rolls back to the last valid checkpoint. In the worst case, the loss in useful computation is T c = (T/(n + 1)) (corresponding to the case where the outage occurs at the end of a checkpointing segment, during or just before the process of saving the snapshot). Clearly, the fewer checkpoints there are, the higher the loss of computation during outage.
For systems with checkpointing operating from transient sources, an error condition refers to the state where the power supply drops below the minimum operating voltage of the microcontroller. The power failure probability can be very high for some EH sources (with the frequency being many Hz), so a tradeoff exists for selecting the number of checkpoints. To address this, Hibernus++ uses an adaptive approach, where the system saves a snapshot and hibernates only when a power failure is imminent.
Operating in an "ideal" manner, i.e., hibernating at the last possible moment, is the most efficient strategy but it is risky. The consequences of a untimely hibernation may be severe: it may mean that the system is unable to restore its state, losing valuable data that was stored in volatile memory, and has to restart its computation from the very beginning.
In general, the remaining operational time T χ (before power loss) for a given system can be expressed by
with initial supply voltage V, minimum operating voltage of the microcontroller V min , supply capacitance C, and time for hibernation T h . In order to compute this accurately, the harvested current I h and load current I l must be known. This may be used to identify the optimal time for a hibernation operation to be triggered, but assumes that the load and hibernation currents are constant. Moreover, if only one NVM block is used for snapshot, a power loss during a snapshots is likely to result in the loss of all data up to that point. If two memory blocks are used (and the system alternates between saving to each of them), see Mementos [18] , or if the power loss occurs before a snapshot starts, all data since the last successful snapshot will be lost. If there is a "repetitive" power failure caused by the dynamics of the power supply (i.e., a sinusoidal waveform input) and the load behavior, the system could repeatedly fail to save state and get "stuck." This means that a substantial amount of computation time can be lost from an incomplete or missed snapshot. To minimize the loss of computation, it is necessary for the system to operate conservatively or adaptively in response to the power supply dynamics. The dynamics of a power source can be learned to predict the moment at which power is likely to be lost. However, given the natural variability of EH this would be imperfect, resourceintensive, and would incur significant energy and computation cost. We address this by designing Hibernus++ to operate with the conservative assumption that the incoming power may drop to zero at any time, and so the system should be able to hibernate using only the energy stored in the system's internal capacitance. To enable this, a calibration routine is used to determine the hibernation threshold, V H . An interrupt is configured to cause a snapshot to be saved when the supply voltage drops below this threshold, i.e., saving state once per power interruption. Moreover, this calibration strategy makes the hibernate transparent and portable across multiple systems by adapting V H at run-time considering the decoupling capacitance. Fig. 5 shows the self-calibration routine, which is used to determine V H . It waits for the supply voltage to reach the calibration start voltage (V cal ). Once this voltage is reached, the harvesting source is disconnected or short-circuited by closing the switch in Fig. 6 , and a complete snapshot is saved to NVM. At this stage, in the worst case scenario every significant peripheral should be enabled to take into account their power consumption.
The drop in supply voltage due to hibernation (the process of storing the snapshot) is given by V cal − V meas , where V meas is the voltage measured at the end of the hibernation process. To ensure that the microcontroller has sufficient time for hibernation before the voltage drops below the minimum operating voltage V min , the hibernation threshold is set as
If selective snapshots were also utilized [14] , simple modulation of V H by the fraction of state changed could be performed, hence minimizing the time required to hibernate. If the calibration does not succeed, the capacitance C is not large enough to allow hibernation (3) . Therefore, extra capacitance needs to be added to the system Equations (2) and (3) are derived based on the assumption that the current drawn is approximately constant across the range of supply voltages from V min to the microcontroller's maximum voltage V max . To investigate the validity of this assumption, the current draw of a TI MSP430FR5739 microcontroller between 2.0 and 3.6 V was measured, and found to vary by less than 10%. In our experimental setup, V cal is initially set to V MCUon (microcontroller on), while the microcontroller is switched off once V dd drops below V MCUoff (microcontroller off). For the MSP430FR5739, the typical values for V MCUon and V MCUoff are 1.94 V and 1.88 V, respectively.
If the calibration routine fails, V cal has to be increased (see Fig. 5 ). V cal is first set as low as possible (V cal = V MCUon ) to determine the lowest value of V H . Therefore, an increased V cal results in a higher V H than necessary (see Fig. 7 ).
C. Restore/Wake-Up Strategy and Triggering
As with the calibration routine, the restore strategy is also important in order to adapt the system to the dynamics of the EH source. We present a restore strategy that classifies the type of input source at run-time and enables the system to adapt, taking full advantage of the available source. To determine this optimal restore point, we first consider the system as a transducer, which extracts energy from the environment and uses this energy to directly power the load without any energy storage. This system can operate at time t when
where P s (t) is the power output from the energy source at time t and P c (t) is the power consumed at that time. However, with small energy storage (e.g., on-board decoupling capacitance), the above equation expands to
where Eo is the initial energy stored in the on-board decoupling capacitance. The system tests the supply, using a short segment of code, and classifies it as follows.
1) High-Power (P s (t) ≥ P c (t)):
The energy harvester is able to supply enough power to sustain the operation of the microcontroller in active mode (high P c (t)). An example of this is an ac-output harvester such as a wind energy harvester; these usually supply large amounts of power but in short bursts. 
2) Low-Power (P s (t) < P c (t)):
The energy harvester is unable to supply enough power to directly run the microcontroller in active mode. Small photovoltaic cells operating from indoor light belong to this category. If the source is classified as "high-power," the system will restore immediately to take advantage of the abundant power. Conversely, if the supply is classified as "low-power," and the system tries to restore immediately after the supply crosses the minimum voltage, the power drawn by the microcontroller will result in the supply dropping below this minimum value causing it to hibernate. This will cause repeated cycling between hibernate and restore operations, wasting useful operating time. To avoid this, in the low-power state, we allow the voltage across the decoupling capacitance to charge to a higher voltage before restoring.
The supply test process illustrated in Fig. 8 highlights the classification process. The system sleeps until an interrupt is triggered when the supply voltage rises above the classification start voltage, V class . After this, the system logs the supply voltage (V check ) and executes a short reference segment of code. 1 The voltage is checked again on completion. If V supply ≥ V check , the harvester is supplying at least as much power as is being consumed by the microcontroller in active mode; the source is classified as a high-power source, and the microcontroller is allowed to restore. Alternatively, if V supply < V check at the end of the test, then the system classifies the source as low-power, and enters the "stable voltage detection" process. During this process, the system waits until the rate of increase of the supply is below a given threshold, implying that there is no benefit in waiting longer to charge the capacitance any further. To do this, the system sets up Fig. 9 . Schematic of the system architecture for our simplified model. two separate interrupts: 1) to detect increasing voltage and 2) to act as a time-out. As the supply voltage continues to increase, the system resets the timer; when the voltage stops increasing, the timer interrupt intervenes. This allows the system to detect when the capacitance has stopped charging. The system will then restore.
IV. MATHEMATICAL ANALYSIS
In this section, we model a microcontroller's behavior to estimate the energy overheads associated with hibernation and restore operations. Fig. 9 represents the example system architecture, where the EH output is half-wave rectified and used to power an autonomous device, represented as a constant current sink. This architecture is implemented later in this paper (Section V), and parameters from this hardware platform are used in this analysis. In Fig. 9 , the microcontroller input (S2) is connected to the output of the energy harvester (S1) through a diode, which prevents back-flow of charge to the harvester. Fig. 10 plots the current drawn by the microcontroller during the execution of a test case, which represents a common longrunning task for EH systems: a fast Fourier transform (FFT) analysis of three arrays, each holding 128 8-bit samples of accelerometer data. The maximum current variation is 20 μA which is less than 3% of the mean current of 0.715 mA. For all our analysis in this section, this variation is ignored and the microcontroller is represented using a constant current load for a given application, as shown in Fig. 9 . This may be considered an artificial workload and, in practice, real workloads can exhibit greater variation. However, this model represents a simplified transient computing system, which allows the exploration of our approach under controlled conditions. In Section V, we explore our approach with both synthesized and real sources and compare results with this model.
A. Energy Overhead of Hibernation and Restore
The Hibernus++ algorithm is intended to sustain computation despite power interruption. Initial modeling and controlled experiments at the start of Section V use sinusoidal signals as a proxy for a transient source with controllable ON-time and regularity of interruption, before subsequently validating using real synthesized harvester performance. To estimate the energy overhead, f source denotes the frequency of a sinusoidal signal powering the microcontroller. The time for which the microcontroller is active is the sum of the time to charge the capacitance to its peak value and the time to discharge. The charging time is approximately (see Fig. 11 )
where the first term in the above equation is the rise time of the input source to its peak value V max . The second term, which represents the time the input signal takes to reach the restore voltage V R , is discounted from the first term to highlight the fact that the microcontroller starts its operation when the supply voltage reaches the threshold V R . Assuming a constant current sink model, the discharge time is given by
where V H is the hibernate threshold. The total on-time of the microcontroller using this input source of frequency f source is
Let T app denote the uninterrupted execution time of an application powered by a constant voltage source. If this application is executed by a microcontroller powered using a full-wave rectified source of frequency f source , the execution time is extended by an amount t, which depends on the number of times the microcontroller hibernates and restores in this interval. The microcontroller's response to this full-wave rectified signal is shown in red in Fig. 12 . The flat line in Fig. 12 is due to our model assuming zero power consumption and capacitor leakage in low power mode.
As seen from (8), during the application execution of duration t ON , the microcontroller restores and hibernates once. The number of restores and hibernates in the entire application execution duration is given by The energy overhead is given by
where t r and P r represent the time taken and power consumption for restoring a snapshot, respectively. Similarly, t h and P h represent the time taken and power consumption for storing a snapshot, respectively. From (8)- (10) it can be seen that, as the frequency of the input source increases, there is an increase in the number of restores and hibernates leading to an increase in the energy overhead. However, with an increase in frequency, the time period of the input source decreases. After a certain frequency, the capacitance starts charging before the voltage across it drops below V H . This causes the microcontroller to be continually on, reducing the energy overhead of restore and hibernate to zero. To find this break-even frequency beyond which the microcontroller is continually on, we consider the time from the peak of one half-wave pulse to the restore threshold of the next pulse. This interval is given by (11) where the first term is the time for the input source to drop from V max to 0 and the second term is the time for the input source to rise from 0 to V R . The microcontroller will be always on when the discharge voltage during this interval is greater than the restore threshold V R that is covering the range of source frequencies typically generated using a micro wind turbine. As can be seen, the energy overhead first increases with the frequency (as discussed before). The model indicates that, at frequencies above 15 Hz, the microcontroller never drops below V min after hibernation, thus does not need to restore. This results in a sudden drop in the energy overhead. It is important to note that, when the microcontroller is alternating between active and low-power modes, the energy overhead due to hibernation is significant and therefore rises with increasing input frequency. Above 23 Hz, the microcontroller voltage never drops below V H , meaning that the system is permanently powered-on, and reduces the energy overhead of hibernation/restore to zero.
V. PRACTICAL VALIDATION
The system has been validated with both synthesized and real EH sources, allowing the overheads of the scheme to be verified and compared against the state-of-the-art techniques, Mementos, Hibernus, and QuickRecall [23] .
Mementos places static checkpoints after function calls or before loops, referred to as "function" and "loop." For a fair comparison, our implementation of Mementos saves the complete system state (rather than a limited subset) to NVM. QuickRecall uses a lightweight, in-situ checkpointing technique, exploiting FRAM as unified memory.
The experimental set-up is shown in Fig. 14 . The test platform uses a Texas Instrument MSP-EXP430FR5739 microcontroller [24] , which is chosen because of its low-power features as well as its built-in FRAM memory. The EH output is passed through a Schottky diode: for dc-output EHs, this acts to prevent the back-flow of current; for ac-output harvesters, this acts to rectify their output. This is then passed through a low drop-out (LDO) voltage regulator, which limits the maximum supply voltage to protect the microcontroller.
The system depends on an external comparator circuit (Fig. 15) which enables interrupts to be triggered when the supply voltages surpasses threshold set by the microcontroller. This additional circuit has eight digital inputs to set the voltage threshold, and one digital output. It is based on a comparator (with built-in 1.18 V reference), two analog switches, and a bank of resistors. This additional circuit is powered by the energy harvester, and the external comparator has a propagation delay of 5 μs. For this platform, this provides correct behavior for source currents <2.4 A; currents of this magnitude and greater are not practical in EH systems of this scale. It draws 1.0 μA at 2.0 V; the power consumption is over an order of magnitude lower than the microcontroller's built-in comparator and reference circuits.
Mementos uses an ADC to measure voltage when making checkpointing decisions, comparing V cc to a threshold voltage (V m ). Mementos is not disadvantaged through the use of the ADC rather than our external comparator circuit (we chose it to replicate their approach [18] ): FFT execution at 2.8 V with the ADC circuitry consumes 0.996 mA, while with the external comparator consumes 0.997 mA. Above V m , Mementos assumes that it does not need to save a snapshot; a voltage lower than V m is an indicator that a power failure is imminent and a snapshot needs to be saved. For Mementos, the checkpoint threshold can be calculated considering a constant current draw I so that the time t between two voltage levels V and V min is t = C(V − V min )/I. In this specific case, an MSP430 draws ∼0.8 mA in active mode, fails to write a snapshot to FRAM below 1.9 V, and needs 1.4 ms to write a snapshot, so that Mementos should start check-pointing at latest when supply falls to 2.1 V. However, Mementos' ability to precisely save a checkpoint depends on the distribution of the trigger points, which estimate available energy. So we set V m higher than 2.1 V, i.e., at V m = 2.4 V, assuming that no energy will be harvested between a trigger point and a power failure. However, Mementos is more stable with higher V m , but the performance decreases due to the large number of snapshots, as shown in Table I .
For a fair comparison, our implementation of QuickRecall uses the same external comparator utilized for Hibernus++ (Fig. 15) , configured with a trigger voltage V trig of 2.03 V and a hysteresis of 100 mV for restoring. Fig. 16(a) compares the number of hibernations/checkpoints executed by Hibernus++ and Mementos during the execution of the case study FFT algorithm. A range of supply frequencies (2-20 Hz and dc) were chosen to represent the intermittent power output that may be expected from a highpower EH source. We did not consider frequencies higher than this because the decoupling capacitance of our system meant that V CC never decays below V min , and hence transient operation is redundant.
A. Comparing Hibernus++ With Mementos for Ideal Sources
As can be seen, Hibernus++ modulates the number of times that snapshots are executed as a function of the supply interruption frequency and hence does not perform any redundant checkpoints (i.e., exhibits ideal behavior). Mementos executes a static number of checkpoints (12 and 27 times), although some are repeated when V cc < V min during a snapshot. It is important to note that Mementos operates unstably at frequencies higher than 6 Hz due to the static and uneven placement of checkpoints at compile time: checkpoints are only inserted at function calls or loops. In cases where the supply is interrupted in the period between a restore and the next snapshot being saved, the system can get stuck, i.e., executes the same portion of code from the last saved checkpoint before V cc < V min without reaching or being able to save a snapshot at the next checkpoint. As a result, the data for these frequencies are missing for the Mementos approach in Fig. 16 . Fig. 16(b) compares the number of snapshots that are saved by Hibernus++ and Mementos. Hibernus++ saves a snapshot every time the hibernate routine is executed without making any redundant checkpoints, while Mementos saves a snapshot only when V cc < V min . The number of snapshots with Mementos depends on the checkpoint placement, the value of V min and the supply interruption frequency; while for Hibernus++ it only depends on the supply interruption frequency. Fig. 16(c) shows that Hibernus++ and Mementos complete execution of the FFT over the same number of power interruptions at frequencies lower than 14 Hz. However, frequencies higher than 14 Hz, Hibernus++ will always stay in ON mode (MCU always ON), alternating between active and low-power states, so that the number of restores will always be zero and hence does not perform any redundant restores. This is because of the on-board decoupling capacitance which is big enough to maintain the system ON after saving a snapshot. This can also be seen from Fig. 16(d) , which compares the energy overheads of running Hibernus++ and Mementos. The energy overhead of Hibernus++ is always lower than Mementos (both function and loop mode) by average 16%. With frequencies higher than 14 Hz, Hibernus++ significantly outperforms Mementos by achieving an average 26% energy saving. Fig. 17 illustrates the system behavior with a 6 Hz supply interruption frequency. Signals S1 and S2 on this figure refer to the unrectified and rectified supply inputs, respectively. The other parts of the figure compare the operation of Hibernus++ against Mementos (loop and function). For Hibernus++, the figure demonstrates hibernate, restore, calibration, and classification times. For Mementos, the figure shows checkpoints and restores only. It is to be noted from the figure that Hibernus++ self-calibrates only once, and classifies the source as either low-or high-power after each interruption. Table II reports the execution time of Hibernus++ in comparison with Mementos for the FFT application. The FFT execution itself takes 100 ms using a dc source. The table reports the execution time for a range of input supply frequencies, including the result corresponding to a dc source. As can be seen from the table, the execution time for the FFT increases with the input frequency for Mementos. The increase in execution time ranges from 5% to 45% for Mementos (loop), and 9%-65% for Mementos (function). In comparison to these, Hibernus++ increases execution time by only 3%-22%. The overall improvement of this approach with respect to Mementos is on average 13% (1%-23%) and 17% (5%-33%) compared to the loop and function modes, respectively. Table III shows the total time taken by our earlier proposed approach, Hibernus, QuickRecall, and our current approach, Hibernus++, executing the FFT application (using an external sinusoidal signal of 3 V input at 6 Hz frequency). Results are reported for four different values of decoupling capacitance. The hibernate and restore thresholds for Hibernus are manually characterized for a constant decoupling capacitance of 20 μF, and therefore the execution time of Hibernus is lower than Hibernus++ for this capacitance due to the overhead of the automatic calibration (2.2 ms) and classification (1 ms). Similarly, QuickRecall sets the trigger voltage for a constant decoupling capacitance. Hibernus++ self calibrates the hibernate and restore thresholds dynamically, resulting in a lower FFT execution time than Hibernus and QuickRecall for other capacitance values. Hibernus++'s efficiency improvements outweigh the overheads. It is important to note that Hibernus and QuickRecall do not work for capacitance values lower than the one it is designed for (20 μF in this case). So they are not able to execute the FFT application with less than 20 μF. Hibernus++ calibrates the hibernate and restore thresholds dynamically based on the value of decoupling capacitance, and therefore is able to execute the FFT application for all capacitance values [subject to meeting (3)].
B. Comparing Hibernus++ With Hibernus and QuickRecall for Ideal Sources
QuickRecall only relies on the use of a processor with unified FRAM memory. However, by utilizing this type of memory, the system introduces a significant energy overhead. Energy overhead comparison between Hibernus++ and QuickRecall. Fig. 19 shows the energy overhead for QuickRecall and Hibernus++, with the FFT application, as a function of the supply interruption frequency. QuickRecall has a higher energy overhead due to the higher current consumption in active mode. However, the energy overhead of Hibernus++ due to the restore/hibernate strategy has a greater impact as the frequency increases. At frequencies higher than 14 Hz, Hibernus++ significantly outperforms QuickRecall. Table IV shows experimentally obtained values for synthesized EHs (Fig. 18) : a wind turbine, a wearable kinetic watch (Seiko watch), a micro PV, and a constant current source. Due to limitations of the power analyser (which captures power traces and allows them to be replayed as a synthesized source), we could only collect 20 s of indoor PV behavior during which lights are turned on and off twice. These traces were obtained from real EHs and replayed via a source-measurement unit. It shows the time and energy overhead with each scheme powered by these sources, confirming that Hibernus++ modulates its behavior dependent on the dynamics of the EH. In particular, the wind turbine and the kinetic harvesters have been classified as high-power sources while the micro PV and the constant current source have been classified as lowpower sources. In the first case (wind-turbine and kinetic) the system behaves as already shown with the sinusoidal sources (see Fig. 17 ), while in the second case (micro PV and constant current source) the system V cc never drops below V min . This means that it only needs to classify the source once, and never needs to restore its state, despite the increase in the time spent in low-power mode. Table V reports measured data to compare the earlier proposed Hibernus and the current work Hibernus++ for the three synthetic traces of real harvesters in Fig. 18 . Results are compared in terms of the number of hibernations, number of restores, and the total execution time. As can be seen from this table, Hibernus++ results in fewer restores and hibernations than Hibernus, resulting in a reduction of execution time of 36%. On the other hand, for the wind turbine the number of restores and hibernations using Hibernus++ are higher than the Hibernus approach; however, there is still an improvement of 12% in execution time. This is due to the execution time improvement using dynamic thresholds in Hibernus++ as compared to fixed thresholds in Hibernus. It is also important to note that Hibernus is not able to sustain operation with sources having very high internal resistance (e.g., PV and constant current source), which causes fast voltage drops when a load is applied. This is because, every time the voltage across the decoupling capacitance increases above the microcontroller minimum voltage, the microcontroller is turned on to restore a snapshot, draining more current, and bringing the voltage below the minimum. Hibernus++, on the other hand, first checks if the power source is high enough to sustain a full restore before actually restoring it. By waiting for the supply to reach a safe voltage level before continuing operation, Hibernus++ is able to execute the FFT with different EH sources.
C. Results With Synthesized Energy Harvesters
D. Results With Real Energy Harvesters
Finally, Hibernus++ has been verified operating directly from real EHs: a micro-wind turbine (high-power source) and a micro photovoltaic module (low-power source). Fig. 20 shows the activity of the system when powered by a real wind harvester. The operating parameters of the system are shown: hibernate and restore operations, the calibrate and classify operations, and the time for the FFT execution and the system in ON mode. As already shown in Fig. 17 , the system saves and restores a snapshot once per interruption. Moreover, it classifies the source (as low-power or high-power) once per interruption, while it only self-calibrates once (at the beginning). The total time for executing the FFT is approximately 440 ms while the system is on for 225 ms. During this time, the system saves and restores ten snapshots. Fig. 21 shows the activity of the system when powered by a real PV module. This illustrates the behavior of Hibernus++ with a current source. In this case, the system is always on, alternating between low-power and active modes. The system calibrates and classifies the source only once (at the beginning) and it never restores. The total FFT execution time is 670 ms, and it saves five unused snapshots (although it never needs to restore). This is the first case considered where Hibernus++ makes unnecessary snapshots, and therefore does not exhibit improved behavior. This has occurred because, after hibernating, the power consumed is less than that harvested, and V CC recovers without state being lost (i.e., a restore required).
VI. ENABLING ULTRALOW CURRENT OPERATION
The system cannot start up reliably with supply currents below 100 μA. This is because the microcontroller draws high levels of current when its supply voltage is below its V min and slowly ramping up. Several techniques were explored to mitigate this effect. External supervisory circuits to hold the microcontroller in reset until V > V min were ineffective, as the current draw in reset was found to be substantial. Instead, a cold-start circuit (Fig. 22) has been developed which can reliably start the system with lower current levels. This cold-start circuit guarantees a reliable start by detecting the input voltage and only turning on the supply to the microcontroller when its input voltage is above a threshold (V in-H ), and switching it off when the voltage drops below a minimum voltage (V in-L ). In practice, for reliable operation, V in-L must be slightly higher than V min . This is enabled by a pair of microcurrent voltage monitors, which are configured in an MOSFET latch arrangement. As with the schematic in Fig. 14, it incorporates an LDO voltage regulator to limit the supply voltage to the microcontroller, and the harvester short-circuit arrangement for the self-calibration routine. These extra components draw 2 μA at 2 V.
A complication of this scheme is that the microcontroller platform used for our validation has a substantial level of decoupling capacitance (approximately 16 μF). If there is insufficient capacitance on the input, or hysteresis between V in-H and V in-L , the system will oscillate as it will not be able to power the microcontroller for long enough to allow it to initialize and enter a low-power mode. Therefore, the cold start circuit incorporates additional capacitance and two voltage detectors set to provide hysteresis between V in-H and V in-L . Because of this additional capacitor, the time-overhead will be higher compared to the system without any cold-start circuitry and it depends on the input current. This can be seen in Fig. 23 , which shows the system working with a very-low input current (30 μA). However, the energy overhead will be improved. Table VI shows experimentally obtained values for a constant current source. In particular, it shows that the system can start reliably also with currents below 100 μA (in this case 70 μA). Moreover, it shows that, with a current input of 200 μA (see Table II ), the energy overhead has improved using the cold-start circuit.
VII. CONCLUSION
A new approach for sustaining computation during intermittent supply, Hibernus++, has been proposed. This manages transient computation dynamically, using different EH sources and intelligently adapts the hibernate and restore thresholds in response to system properties and dynamics. This allows a new class of embedded systems-"transient computing systems"-to sustain computation through power outages, which are common in EH systems, and to adapt their behavior. This allows operation without using any external energy buffer. The system has been validated with both synthesized and real EH sources, demonstrating experimentally that it has a lower energy and time overhead than recently proposed approaches. This contributes to the development of future EH transient systems.
